@W: MT530 :"d:\02_lscc\09_gsr\final\lab07_logic_opt\lab07\source\impl_1\reset_sync.vhd":26:1:26:2|Found inferred clock Top|CLK1 which controls 3 sequential elements including D. This clock has no specified timing constraint which may adversely impact design performance. 
